Europäisches Patentamt

European Patent Office

Office européen des brevets

BEST AVAILABLE COPY

(11) EP 1 302 985 A1

(12)

EUROPEAN PATENT APPLICATION published in accordance with Art. 158(3) EPC

- (43) Date of publication: 16.04.2003 Bulletin 2003/16
- (21) Application number. 01932319.5
- (22) Date of filing: 29.05.2001

- (51) Int CI.7: H01L 27/12
- (86) International application number: PCT/JP01/04499
- (87) International publication number: WO 01/093334 (06.12.2001 Gazette 2001/49)
- (84) Designated Contracting States:

 AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU

 MC NL PT SE TR

 Designated Extension States:

 AL LT LV MK RO SI
- (30) Priority: 30.05.2000 JP 2000160499
- (71) Applicant: Shin-Etsu Handotai Co., Ltd Tokyo 100-0005 (JP)

- (72) Inventors:
 - NAKANO, Masatake, c/o Isobe R & D Center Annaka-shi, Gunma 379-0196 (JP)
 - YOKOKAWA, Isao, c/o Isobe R & D Center Annaka-shi, Gunma 379-0196 (JP)
 - MITANI, Kiyoshi, c/o Isobe R & D Center Annaka-shi, Gunma 379-0196 (JP)
- (74) Representative: Cooper, John et al Murgitroyd & Company 165-169 Scotland Street Glasgow G5 8PL (GB)

(54) METHOD FOR PRODUCING BONDED WAFER AND BONDED WAFER

The present invention provides a method for (57)producing a bonded wafer comprising at least an ion implantation process where at least either hydrogen ions or rare gas ions are implanted into a first wafer from its surface to form a micro bubble layer (implanted layer) in the first wafer, a bonding process where the surface subjected to the ion implantation of the first wafer is bonded to a surface of a second wafer, and a delamination process where the first wafer is delaminated at the micro bubble layer, wherein the ion implantation process is performed in divided multiple steps, and a bonded wafer. Thus, there are provided a method for producing a bonded wafer, which is for reducing micro-voids generated in the ion implantation and delamination method and a bonded wafer free from micro-voids.

Description

Technical Field

[0001] The present invention relates to a method for producing a bonded wafer, in which a wafer implanted with hydrogen ions or rare gas ions is bonded to another wafer and then delaminated them at the implanted layer. In particular, it relates to a method for producing a bonded wafer free from defects called micro-voids and such a bonded wafer.

1

Background Art

[0002] As a method for producing a bonded SOI (Silicon On Insulator) wafer using the bonding method, there is conventionally known a technique comprising bonding two of silicon wafers via a silicon oxide film, for example, a method comprising forming an oxide film on at least one of such wafers, bonding the wafers to each other without interposing foreign matters between the surfaces to be bonded, and then subjecting them to a heat treatment at a temperature of 200-1200°C to enhance the bonding strength, as disclosed in Japanese Patent Publication (Kokoku) No. 5-46086.

[0003] The bonded wafer, of which bonding strength is enhanced by such a heat treatment, can be subjected to subsequent grinding and polishing processes. Therefore, an SOI layer for fabricating devices can be formed by reducing thickness of the wafer on which devices are to be fabricated to a desired thickness by grinding and polishing.

[0004] A bonded SOI wafer produced as described above has advantages of superior crystallinity of the SOI layer and high reliability of a buried oxide layer existing directly under the SOI layer. However, because it is produced through reduction of thickness of the wafer by grinding and polishing, it suffers from a drawback that the reduction of thickness takes a lot of time and generates waste of the material. In addition, the uniformity of the obtainable film thickness is only in such a degree of target thickness \pm 0.3 μm or so at most.

[0005] Meanwhile, in connection with recent use of higher integration degree and higher processing velocity of semiconductor devices, further reduction of film thickness and improvement of film thickness uniformity are required as for the thickness of the SOI layer. Specifically, a film thickness and uniformity represented as $0.1\pm0.01~\mu m$ or so are required.

[0006] A thin film SOI wafer having such a film thickness and film thickness uniformity cannot be realized in a bonded wafer by the conventional thickness reduction processing using only grinding and polishing. Therefore, the method called ion implantation and delamination method or hydrogen ion delamination method was developed as a novel film thickness reduction technique as disclosed in Japanese Patent Laid-open (Kokai) Publication No. 5-211128.

[0007] This ion implantation and delamination method is a technique for producing an SOI wafer, wherein an oxide film is formed on at least one of two silicon wafers, hydrogen ions or rare gas ions are implanted into one wafer (also called "bond wafer") from its top surface to form a micro bubble layer (enclosed layer) in the silicon wafer, then the ion-implanted surface of the wafer is bonded to the other wafer (also called "base wafer") via the oxide film, thereafter one of the wafers is delaminated as a thin film at the micro bubble layer as a cleavage plane (delaminating plane) by subjecting them to a heat treatment (delamination heat treatment), and the bonded wafer is further subjected to a heat treatment (bonding heat treatment) to strengthen the bonding to obtain an SOI wafer.

[0008] In this method, the delaminated plane is obtained as a good mirror surface, and an SOI wafer having extremely high uniformity of the film thickness of SOI layer can be obtained relatively easily. In addition, the method also has an advantage that one delaminated wafer can be reused and thus the material can be used effectively.

[0009] Further, by this method, it is also possible to directly bond silicon wafers to each other without an oxide film, and it can be used not only for a case where silicon wafers are bonded to each other, but also for a case where an ion-implanted silicon wafer is bonded to an insulator wafer having a different thermal expansion coefficient such as those of quartz, sapphire, silicon nitride, aluminum nitride and so forth or an ion-implanted insulator wafer is bonded to another wafer to obtain a wafer having a thin film of such materials and so forth. [0010] Further, there has also recently been developed a technique, although it is a kind of the ion implantation and delamination method, in which hydrogen ions to be implanted are excited and implanted in a plasma state so as to enable the delamination process at room temperature.

[0011] Although this ion implantation and delamination method is an extremely excellent method as a method for producing a bonded SOI wafer, it is necessary to reduce bonding failures called voids, which are generated at the bonded interface, in order to produce such an SOI wafer at a level of mass production with good yield.

[0012] It was already elucidated that the major cause of the generation of the voids, which are likely to be generated in a usual bonded wafer produced by not using the ion implantation and delamination method, resides in particles adhered to the bonding surface. According to Japanese Patent No. 2675691, it is described that, if size of the particle is 0.5 μm or more, voids are generated. That is, if such particles exist on the bonded surface when two wafers are bonded, unbonded portions (voids) will be formed on the bonded interface. Since, as for the size of the voids, the voids have an approximately circular shape having a diameter of about 0.5 millimeter to several tens of millimeters, they can be ob-

served by X-ray topography, ultrasonic reflectoscope, infrared interferometry or the like, even for wafers as they are after the bonding at room temperature or those subjected to a heat treatment thereafter for enhancing the bonding. Therefore, in order to reduce such voids, the bonding can be performed after the wafers are subjected to cleaning for removing the particles adhering to the surfaces to be bonded to remove the particles as much as possible.

[0013] However, in case of a bonded wafer produced by using the ion implantation and delamination method, when the bonded wafer surface after the delamination process was precisely observed, it was found that, even if voids having a diameter of about 0.5 millimeter to several tens of millimeters were not generated at all, which are observed in a usual bonded wafer, there may be generated bonding failure portions (called "micro-voids" hereinafter) having a size markedly smaller than the size specified above (a diameter of several micrometers to several tens of micrometers, or even smaller than that).

Disclosure of the Invention

[0014] Therefore, an object of the present invention is to provide a method for producing a bonded wafer, which is for reducing such micro-voids generated in the ion implantation and delamination method and a bonded wafer free from micro-voids.

[0015] In order to achieve the aforementioned object, the method for producing a bonded wafer according to the present invention is a method for producing a bonded wafer comprising at least an ion implantation process where at least either hydrogen ions or rare gas ions are implanted into a first wafer from its surface to form a micro bubble layer (implanted layer) in the first wafer, a bonding process where the surface subjected to the ion implantation of the first wafer is bonded to a surface of a second wafer, and a delamination process where the first wafer is delaminated at the micro bubble layer, wherein the ion implantation process is performed in divided multiple steps.

[0016] If the ion implantation process is performed in divided multiple steps as described above, bubbles gradually diffuse also into portions shaded from the ion implantation formed directly under the particles adhering to the ion implantation surface, which constitute the cause of the generation of micro-voids, and thus regions having a markedly low ion concentration become smaller. Therefore, there are not caused delamination failures during the delamination heat treatment and thus the generation of the micro-voids can be prevented.

[0017] In this case, it is preferable to perform a wafer cleaning process at least once during an interval between the aforementioned multiple ion implantation steps.

[0018] If a wafer cleaning process is performed at least once during an interval between the multiple ion implantation steps as above, particles adhering to the

ion implantation surface are removed, and therefore disturbance in the ion implantation can be eliminated. Thus, there are not caused delamination failures during the delamination heat treatment and the generation of the micro-voids can be prevented.

[0019] Further, in this case, it is preferable to perform the ion implantation with different implantation angles for ions to be implanted in the multiple ion implantation steps.

[0020] If the ion implantation is performed with different implantation angles for ions to be implanted in the multiple ion implantation steps as described above, even if particles adhere to the wafer surface, portions not implanted with ions under the particles (shaded portions) can be made smaller and thus the delamination can be performed uniformly.

[0021] Further, in the production method of the present invention, a silicon single crystal wafer can be used as the first wafer.

[0022] If a silicon single crystal wafer is used as the first wafer as described above, an SOI wafer that has very uniform SOI layer thickness can be produced at a low cost, and therefore it can be widely used for various devices.

5 [0023] Further, it is also preferable to preliminarily form an oxide film on the surface of the first wafer before the ion implantation.

[0024] This is because, if a thermal oxide film, a CVD oxide film or the like is formed on a surface before the ion implantation, degradation of the implantation profile (broadening along the depth direction) due to the channeling phenomenon during the ion implantation can be reduced, and generation of voids (unbonded portion) during the bonding with the second wafer can also be reduced.

[0025] Further, in the present invention, as the second wafer, a silicon single crystal wafer can be used.

[0026] If a silicon single crystal wafer is used as the second wafer, i.e., the base wafer, a wafer excellent in flatness can be obtained, and moreover, a wafer having a large diameter of 200 mm or 300 mm or larger can also be obtained.

[0027] Furthermore, an oxide film may be preliminarily formed on a surface of the second wafer before bonding.

[0028] By forming a thermal oxide film, a CVD oxide film or the like on the second wafer surface as described above, the generation of voids formed during the bonding with the first wafer can be reduced.

[0029] Further, a bonded wafer of extremely high quality in which the generation of micro-voids is reduced can be obtained by the method of the present invention.

[0030] Thus, according to the present invention, there can be provided a bonded wafer free from micro-voids by the ion implantation and delamination method.

[0031] Further, the bonded wafer of the present invention is a bonded wafer produced by bonding a second wafer to a first wafer having a micro bubble layer (im-

planted layer) into which at least either hydrogen ions or rare gas ions are implanted on its ion-implanted surface and delaminating them at the micro bubble layer of the first wafer, wherein the bonded wafer is free from micro-voids generated by particles adhering to the ion-implanted surface.

[0032] As described above, the present invention can provide, in particular, a bonded wafer produced by the ion implantation and delamination method wherein the bonded wafer is free from micro-voids generated by particles adhering to the ion-implanted surface.

[0033] As explained above, according to the ion implantation and delamination method of the present invention, the micro-voids generated by particles adhering to the ion-implantation surface can be reduced or eliminated, and a high quality bonded wafer can be easily produced.

Brief Explanation of the Drawings

[0034] Fig. 1 is a flow chart showing a process of the ion implantation and delamination method of the present invention.

[0035] Fig. 2 is a flow chart showing another process of the ion implantation and delamination method of the present invention.

[0036] Fig. 3 is an explanatory diagram showing the generation mechanism of micro-voids in the conventional ion implantation and delamination method.

Best Mode for Carrying out the Invention

[0037] Hereafter, embodiments of the present invention will be explained in detail. However, the present invention is not limited to these.

[0038] According to the investigations of the inventors of the present invention about generation positions of micro-voids in the ion implantation and delamination method, in many cases, the generation positions matched positions of particles determined immediately before the bonding, i.e., after performing the ion implantation and the subsequent cleaning. However, they are sometimes generated regardless of the positions of particles immediately before the bonding.

[0039] Therefore, relationship of the voids with positions of particles immediately after the ion implantation was then investigated. As a result, it was found that there exist micro-voids at positions corresponding to the positions of the particles immediately after the ion implantation. Based on this fact, the cause for the generation of micro-voids was investigated, and the following consideration could be obtained as a result. Fig.3 is a schematic diagram for explaining the generation mechanism of micro-voids.

[0040] Fig. 3 (a) shows a first wafer immediately before performing the hydrogen ion implantation. Although cleaning of the first wafer (bond wafer) 1 is performed before the hydrogen ion implantation, a particle 7 may

adhere to the first wafer surface during setting of the wafer on an ion implantation apparatus or during the ion implantation. If the ion implantation is performed in a state that the particle 7 has adhered, there is generated a region where hydrogen ions 5 are not implanted into a portion shaded by the particle as shown in Fig. 3 (b). [0041] And it is possible to remove the particle that had adhered to the first wafer surface by cleaning the first wafer after the ion implantation as shown in Fig. 3 (c). However, since the micro bubble layer (implanted layer) 4 required for the delamination is not formed in the region in which the ion implantation was not attained, the delamination cannot be obtained for that portion when the first wafer is bonded to the second wafer (base wafer) 2 (Fig. 3 (d)) and then they are delaminated by a delamination heat treatment, but they are separated at the bonded surfaces (Fig. 3 (e)). It is considered that a micro-void 8 is generated on the surface of the bonded wafer 6 after delamination by such a mechanism as described above.

[0042] That is, it will be possible to completely prevent the generation of such a micro-void if there is obtained a first wafer surface on which no particle adheres at the time of the ion implantation. However, it is extremely difficult to obtain such a no particle state. Therefore, it was conceived that the ion implantation should be performed in divided steps.

[0043] That is, if the ion implantation is performed in divided multiple steps, where the total implantation dose of the implantation steps should be set to obtain the dose required for the delamination, and for example, cleaning is performed at least once during an interval between the implantation steps, even though a particle is adhered in the first implantation step, a region where ions were not implanted during the first implantation step due to the adhered particle may be implanted with ions in a subsequent implantation by performing cleaning of the wafer at least once to remove the particle, because the possibility that another particle adheres again at the same position is extremely low.

[0044] In this case, for the wafer cleaning process performed during an interval between the multiple ion implantation steps, there can be used cleaning utilizing a chemical solution usually used for removal of particles such as chemical cleaning with a system containing ammonia, hydrogen peroxide and water (SC-1). However, the cleaning is not limited to the above, and cleaning not utilizing a chemical solution such as pure wafer rinse with applying ultrasonic wave and cleaning with electrolytic ion-containing water may also be used so long as particles can be removed.

[0045] Fig. 1 shows processes for producing a bonded wafer in which the ion implantation is performed in two steps and cleaning is once performed as an intermediate step.

[0046] Fig. 1 (a) shows the first wafer immediately before performing the first hydrogen ion implantation, and cleaning of the first wafer 1 is performed before the hy-

drogen ion implantation. In this case, a particle 7 may adhere to the first wafer surface during the period for setting the wafer on an ion implantation apparatus or during the ion implantation. If the ion implantation is performed in a state that the particle 7 has adhered, a region where hydrogen ions are not implanted is formed at the region shaded by the particle 7 as shown in Fig. 1 (b).

[0047] And, by cleaning the first wafer after the first ion implantation, the particle that had adhered to the first wafer surface is removed as shown in Fig. 1 (c), and the particle 7 on the region where the ions are not implanted is eliminated. Subsequently, if the second hydrogen ion implantation is performed, hydrogen ions will be sufficiently implanted also into the region that was shaded by the particle, and a micro bubble layer required for the delamination will be formed (Fig. 1 (d)). Then, the first wafer that had been subjected to two hydrogen ion implantation steps is cleaned to secure a clean surface (Fig. 1 (e)). Subsequently, it is bonded to the second wafer 2 (Fig. 1 (f)) and then subjected to a delamination heat treatment, and consequently a bonded wafer 6 having no micro-void after the delamination can be produced (Fig. 1 (g)).

[0048] The implantation dose in the region where the particle had adhered may be smaller than a region where the total implantation dose was completely implanted, and it may not reach an implantation dose required for the delamination. However, since such regions are quite few from the first, if a defect layer (micro bubble layer, implanted layer) is formed to a certain extent, the delamination can be generated for the reasons that excessive bubbles diffuse into such regions from the surrounding area thereof and so forth.

[0049] Further, by changing the implantation angle in each of the divided ion implantation steps when the ion implantation is performed, the non-implanted region generated by a particle can also be made smaller. In this case, if the implantation angles are suitably adjusted, it is also possible to achieve the object without performing the wafer cleaning during an interval between the implantation steps.

[0050] Processes in which the ion implantation angle is changed are shown in Fig. 2. There is shown a situation in which the first ion implantation is performed from a left oblique upward direction of a particle (Fig. 2 (b)), and the second ion implantation is performed from a right oblique upward direction of the particle (Fig. 2 (c)). [0051] This makes the region shaded by the particle extremely small, and the generation of micro-void is not observed after the delamination (Fig. 2 (f)).

[0052] In the present invention, wafers to be bonded can be arbitrarily selected according to the purpose, and are not particularly limited. However, if a silicon single crystal wafer is used as the first wafer, for example, an SOI wafer having an SOI layer of which film thickness is extremely uniform can be produced at a low cost, and it can be widely applied for various devices. Moreover,

in case of a silicon wafer, it is also suitable for the production of the wafer of larger diameter.

[0053] Further, an oxide film is preferably formed beforehand on the surface of the first wafer before the implantation.

[0054] This is because, if a thermal oxide film, CVD oxide film or the like is formed on the surface before the ion implantation, degradation of the implantation profile (broadening along the depth direction) due to the channeling phenomenon during the ion implantation can be reduced, and generation of voids (unbonded portions) at the time of the bonding with the second wafer can also be reduced.

[0055] Further, in the present invention, as the second wafer, a silicon single crystal wafer can be used, and wafers other than silicon can also be used depending on the purpose.

[0056] If a silicon single crystal wafer is used as the second wafer, i.e., a base wafer, a wafer having good flatness can be obtained. Thus, flatness of wafers after bonding is also improved, and it will be preferable also for the subsequent device production process. In addition, it is also relatively easy to obtain a wafer having a large diameter of 200 mm or 300 mm or larger.

form an oxide film on the surface of the second wafer before the bonding. By forming preliminarily a thermal oxide film, CVD oxide film or the like on the second wafer surface as described above, generation of voids can be reduced in the bonding with the first wafer.

[0058] Hereafter, the present invention will be specifically explained with reference to the following examples of the present invention and comparative example. However, the present invention is not limited to these.

(Example 1)

[0059] Ten bonded wafers were produced according to the processes shown in Fig. 1.

- (a) Preparation of first wafer. Silicon single crystal wafers having a diameter of 200 mm, orientation of <100> and an oxide film with a thickness of 400 nm were prepared.
- (b) First hydrogen ion implantation: Implantation energy of 100 keV, implantation dose of 5 x 10^{16} /cm² (c) Cleaning: Each wafer was cleaned with SC-1 (cleaning solution of $H_2O/H_2O_2/NH_4OH$ type, immersed at 70° C for 3 minutes), then subjected to ultrasonic rinse and dried with IPA.
- (d) Second hydrogen ion implantation: Implantation energy of 100 keV, implantation dose of 3 \times 10¹⁶/ cm²
- (e) Cleaning: Each wafer was cleaned by using SC-1, SC-2 (cleaning solution of $\rm H_2O/H_2O_2/HCI$ type, immersed at 80°C for 3 minutes) and SC-1 in this order and dried with IPA.
- (f) Bonding: The first wafer was bonded to a second

wafer of a silicon single crystal (with no oxide film) at room temperature.

(g) Delamination: The wafers were delaminated by a heat treatment at 500°C for 30 minutes in a nitrogen atmosphere.

<Observation of micro-voids>

[0060] As for micro-voids, when a surface of a bonded wafer is measured by using a particle measurement apparatus of light scattering type utilizing a laser or the like as a light source to obtain coordinates of particles within a plane of the bonded wafer and those detected as bright spots (particles) showing strong scattered light and having a large size are observed with an optical microscope, they can be confirmed as bonding failures, i. e., micro-voids. Since a certain degree of correlation is obtained between the size of the bright spots detected by a particle measurement apparatus and result of optical microscope observation, simple evaluation is possible only by using a particle measurement apparatus. Therefore, the whole surface of each wafer was' observed by using a particle measurement apparatus and an optical microscope as the measurement apparatuses. As a result, micro-voids were observed in neither of 25 the wafers at all.

(Example 2)

[0061] Ten bonded wafers were produced according to the processes shown in Fig. 2.

- (a) Preparation of first wafer: Silicon single crystal wafers having a diameter of 200 mm, orientation of <100> and an oxide film with a thickness of 400 nm were prepared.
- (b) First hydrogen ion implantation: Implantation angle of 15°, implantation energy of 100 keV, implantation dose of 4 x 10^{16} /cm²
- (c) Second hydrogen ion implantation: Implantation angle of -15°, implantation energy of 100 keV, implantation dose of 4 x 10^{16} /cm²
- (d) Cleaning: Each wafer was cleaned with SC-1, SC-2 and SC-1 in this order and dried with IPA.
- (e) Bonding: The first wafer was bonded to a second wafer of a silicon single crystal (with no oxide film) at room temperature.
- (f) Delamination: The wafers were delaminated by a heat treatment at 500°C for 30 minutes in a nitrogen atmosphere.

<Observation of micro-voids>

[0062] Density of micro-voids having a diameter of about 1 μ m was extremely low, i.e., about 3 per wafer 55 having a diameter of 200 mm in average.

(Comparative Example 1)

[0063] Ten bonded wafers were produced according to the processes shown in Fig. 3.

- (a) Preparation of first wafer. Silicon single crystal wafers having a diameter of 200 mm, orientation of <100> and an oxide film with a thickness of 400 nm were prepared.
- (b) Hydrogen ion implantation: Implantation was performed once with implantation energy of 100 keV and implantation dose of 8 x 10¹⁶/cm².
- (c) Cleaning: Each wafer was cleaned with SC-1, SC-2 and SC-1 in this order and dried with IPA.
- (d) Bonding: The first wafer was bonded to a second wafer of a silicon single crystal (with no oxide film) at room temperature.
- (e) Delamination: The wafers were delaminated by a heat treatment at 500°C for 30 minutes in a nitrogen atmosphere.

<Observation of micro-voids>

[0064] Density of micro-voids having a diameter of about 1 μ m was about 28 per wafer having a diameter of 200 mm in average, and thus the wafers had a lot of defects.

[0065] The present invention is not limited to the embodiments described above. The above-described embodiments are mere examples, and any of those having the substantially same structure as that described in the appended claims and providing the similar functions and advantages are included in the scope of the present invention.

[0066] According to the present invention, there are provided wafers produced by the ion implantation.and delamination method including not only those obtained by bonding silicon single crystal wafers to each other as mentioned above, but also SOI wafers having an SOI layer, and there are also provided wafers obtained by bonding a silicon single crystal wafer and an insulator wafer or insulator wafers to each other.

45 Claims

50

1. A method for producing a bonded wafer comprising at least an ion implantation process where at least either hydrogen ions or rare gas ions are implanted into a first wafer from its surface to form a micro bubble layer (implanted layer) in the first wafer, a bonding process where the surface subjected to the ion implantation of the first wafer is bonded to a surface of a second wafer, and a delamination process where the first wafer is delaminated at the micro bubble layer, wherein the ion implantation process is performed in divided multiple steps. 2. The method for producing a bonded wafer according to Claim 1, wherein a wafer cleaning process is performed at least once during an interval between the multiple ion implantation steps.

3. The method for producing a bonded wafer according to Claim 1 or 2, wherein the ion implantation is performed with different implantation angles for ions to be implanted in the multiple ion implantation

4. The method for producing a bonded wafer according to any one of Claims 1-3, wherein a silicon single crystal wafer is used as the first wafer.

5. The method for producing a bonded wafer according to any one of Claims 1-4, wherein an oxide film is preliminarily formed on the surface of the first wafer before the ion implantation.

6. The method for producing a bonded wafer according to any one of Claims 1-5, wherein a silicon single crystal wafer is used as the second wafer.

7. The method for producing a bonded wafer accord- 25 ing to any one of Claims 1-6, wherein an oxide film is formed on a surface of the second wafer.

8. A bonded wafer produced by the production method according to any one of Claims 1-7.

9. A bonded wafer produced by bonding a second wafer to a first wafer having a micro bubble layer (implanted layer) into which at least either hydrogen ions or rare gas ions are implanted on its ion-implanted surface and delaminating them at the micro bubble layer of the first wafer, wherein the bonded wafer is free from micro-voids generated by particles adhering to the ion-implanted surface.

45

50

FIG. 1






FIG. 2



BEST AVAILABLE COPY

FIG. 3



INTERNATIONAL SEARCH REPORT

International application No.

			PC1/0	FU1/U4433		
	IPICATION OF SUBJECT MATTER					
Int.	Cl' H01L27/12					
}						
According to International Patent Classification (IPC) or to both national classification and IPC						
B. FIELDS SEARCHED						
Minimum documentation searched (classification system followed by classification symbols) Int.Cl ⁷ H01L21/02, H01L21/26-21/268, H01L21/304, H01L21/306,						
	H01L21/322-21/326					
						
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Jitsuyo Shinan Koho 1922-1996 Toroku Jitsuyo Shinan Koho 1994-2001						
Kokai Jitsuyo Shinan Koho 1971-2001 Jitsuyo Shinan Toroku Koho 1996-2001						
Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)						
	, , , , , , , , , , , , , , , , , , ,	•	•			
]						
C. DOCUMENTS CONSIDERED TO BE RELEVANT						
Category*	Citation of document, with indication, where ap	propriate, of the relev	ant passages	Relevant to claim No.		
	JP 11-307747 A (NBC Corporation	1},		•		
x	05 November, 1999 (05.11.99), Full text; Figs. 1 to 2			1,4-9		
Â	Full text; Figs. 1 to 2			2,3		
[& US 6211041 B1					
	& KR 99083256 A					
A	US 5909627 A (Philips Electronics North America			1-9		
	Corporation),					
}	01 June, 1999 (01.06.99), Full text; Figs. 1 to 3					
	& BP 1025580 A2 & WO 99/60	505 A2				
A	EP 971396 Al (Shin-Etsu Handots	i Company Li	mited).	1-9		
1	12 January, 2000 (12.01.00),			-		
	Full text; Fig. 1					
1	& JP 2000-30992 A Pull text; Fig. 1					
	6 KR 2000011625 A		!			
)				}		
			:			
Further	r documents are listed in the continuation of Box C.	See patent fan	nily annex.	<u></u>		
	entegories of cited documents:			rustional filing date or		
conside	ent defining the general state of the art which is not ared to be of particular relevance	priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention				
	document but published on or after the international filing	"X" document of particular relevance; the claimed invention earned be considered novel or carmot be considered to involve an inventive				
"L" docum	ent which may throw doubts on priority claim(s) or which is establish the publication date of another citation or other	step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be				
special reason (as specified) special reason (as specified) considered to involve an inventive step whe combined with one or more other such docu			p when the document is			
means combination being obvious to a person skilled in the art				a skilled in the art		
	ent published prior to the international filing date but later e priority date claimed	or document mem	oc. or ore same bacen.			
Date of the actual completion of the international search 13 August. 2001 (13.08.01) Date of mailing of the international search report 28 August, 2001 (28.08.01)						
13 P	ugust, 2001 (13.08.01)	zo Augus	C, 2001 (28	.00.01/		
<u> </u>	'P. 14 cd- 701/	Authorized officer				
Name and mailing address of the ISA/ Japanese Patent Office		Authorized officer				
-		Malakas - Na				
Facsimile N	о.	Telephone No.				

Form PCT/ISA/210 (second sheet) (July 1992)

EP 1 302 985 A1

INTERNATIONAL SEARCH REPORT

International application No.
PCT/JP01/04499

	tion). DOCUMENTS CONSIDERED TO BE RELEVANT	Delevent to state \$2
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No
A	JP 8-78647 A (Nippon Steel Corporation), 22 March, 1996 (22.03.96), Pull text; Figs. 1 to 5 (Pamily: none)	2-8
A	JP 10-98005 A (Nippon Steel Corporation), 14 April, 1998 (14.04.98), Full text; Figs. 1 to 4 (Family: none)	2-8
	·	

Form PCT/ISA/210 (continuation of second sheet) (July 1992)